Reconfigurable neurons - making the most of configurable logic blocks (CLBs)
dc.contributor.author | Ghani, A. | * |
dc.contributor.author | See, Chan H. | * |
dc.contributor.author | Migdadi, Hassan S.O. | * |
dc.contributor.author | Asif, Rameez | * |
dc.contributor.author | Abd-Alhameed, Raed | * |
dc.contributor.author | Noras, James M. | * |
dc.date.accessioned | 2016-09-21T15:38:58Z | |
dc.date.available | 2016-09-21T15:38:58Z | |
dc.date.issued | 2015 | |
dc.identifier.citation | Ghani A, See CH, Migdadi HSO et al (2015) Reconfigurable neurons - making the most of configurable logic blocks (CLBs). In Internet Technologies and Applications (ITA) 8-11 Sep 2015. Wrexham, UK: 475-478. | |
dc.identifier.uri | http://hdl.handle.net/10454/9152 | |
dc.description | No | |
dc.description.abstract | An area-efficient hardware architecture is used to map fully parallel cortical columns on Field Programmable Gate Arrays (FPGA) is presented in this paper. To demonstrate the concept of this work, the proposed architecture is shown at the system level and benchmarked with image and speech recognition applications. Due to the spatio-temporal nature of spiking neurons, this has allowed such architectures to map on FPGAs in which communication can be performed through the use of spikes and signal can be represented in binary form. The process and viability of designing and implementing the multiple recurrent neural reservoirs with a novel multiplier-less reconfigurable architectures is described. | |
dc.subject | Neural signal processing | |
dc.subject | Recurrent neural networks | |
dc.subject | Reservoir computing | |
dc.subject | Reconfigurable computing | |
dc.subject | FPGAs | |
dc.title | Reconfigurable neurons - making the most of configurable logic blocks (CLBs) | |
dc.status.refereed | Yes | |
dc.type | Conference paper | |
dc.type.version | No full-text in the repository | |
dc.identifier.doi | https://doi.org/10.1109/ITechA.2015.7317451 |