Publication

Reconfigurable neurons - making the most of configurable logic blocks (CLBs)

Ghani, A.
; 
See, Chan H.
; 
Migdadi, Hassan S.O.
; 
Asif, Rameez
; ; 
Noras, James M.
Publication Date
2015
End of Embargo
Supervisor
Keywords
Neural signal processing, Recurrent neural networks, Reservoir computing, Reconfigurable computing, FPGAs
Rights
Peer-Reviewed
Yes
Open Access status
closedAccess
Accepted for publication
Institution
Department
Awarded
Embargo end date
Collections
Engineering and Digital Technology Publications
Show all metadata
Additional title
Abstract
An area-efficient hardware architecture is used to map fully parallel cortical columns on Field Programmable Gate Arrays (FPGA) is presented in this paper. To demonstrate the concept of this work, the proposed architecture is shown at the system level and benchmarked with image and speech recognition applications. Due to the spatio-temporal nature of spiking neurons, this has allowed such architectures to map on FPGAs in which communication can be performed through the use of spikes and signal can be represented in binary form. The process and viability of designing and implementing the multiple recurrent neural reservoirs with a novel multiplier-less reconfigurable architectures is described.
URI
http://hdl.handle.net/10454/9152
Version
No full-text in the repository
Citation
Ghani A, See CH, Migdadi HSO et al (2015) Reconfigurable neurons - making the most of configurable logic blocks (CLBs). In Internet Technologies and Applications (ITA) 8-11 Sep 2015. Wrexham, UK: 475-478.
Link to publisher’s version
Link to published version
Link to Version of Record
https://doi.org/10.1109/ITechA.2015.7317451
Type
Conference paper
Qualification name
Notes